판 이력 — A Resource-Efficient Hardware Accelerator for Large-Size NTT via Algorithm–Architecture Co-Design | AIChainDay